A BIST Structure to Test Delay Faults in a Scan Environment
نویسندگان
چکیده
When stuck-at faults are targeted, scan design reduces the complexity of the test problem. But for delay fault testing, the standard scan structures are not so efficient, because delay fault testing requires the application of dedicated consecutive two-pattern tests. In a standard scan environment, pre-determined two pattern tests cannot be applied to the circuit under test because of the serial shifting procedure. In the literature, different scan modification possibilities have been proposed for applying delay fault oriented deterministic test patterns. Another issue to the delay fault testing problem in scan-based sequential circuits is presented in this paper. The solution combines a BIST structure with the standard scan design. Topics: DFT and BIST List of keywords : Delay faults, Scan design, BIST. • Presenter and Contact Author: Serge PRAVOSSOUDOVITCH Tél. : (33) 4 67 41 85 29 Fax : (33) 4 67 41 85 00 Email : [email protected] The Seventh Asian test Symposium December 2-4, 1998, Singapore.
منابع مشابه
A Scan-BIST Structure to Test Delay Faults in Sequential Circuits
Delay testing that requires the application of consecutive two-pattern tests is not an easy task in a scan-based environment. This paper proposes a novel approach to the delay fault testing problem in scan-based sequential circuits. This solution is based on the combination of a BIST structure with a scan-based design to apply delay test pairs to the circuit under test.
متن کاملCost-Effective Deterministic Partitioning for Rapid Diagnosis in Scan-Based BIST
of-the-art chip designs to improve test quality and reduce the cost of test development and application. Despite such benefits, designers have not adopted BIST as the primary test methodology. Fault diagnosis in a BIST environment is problematic because only limited information is available in a compact signature like that produced with BIST. Previous techniques have focused on extracting infor...
متن کاملAging Monitoring Methodology for Built-In Self-Test Applications
The high integration level, complexity and performance achieved in new nanometer technologies make IC (Integrated Circuits) products very difficult to test. Moreover, long-term operation brings aging cumulative degradations, and new processes and materials lead to emerging defect phenomena. The consequence is obtaining products with increased variability in their behavior, more susceptible to d...
متن کاملSwitching Activity Reduction Using Scan Shift Operation
This paper presents BIST TPG (built in self test) for low power dissipation and high fault coverage a low hardware overhead test pattern generator (TPG) for scan-based built-in self-test (BIST) that can reduce switching activity in circuits under test (CUTs) during BIST and also achieve very high fault coverage with reasonable lengths of test sequences. The proposed BIST TPG subside transitions...
متن کامل‘Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST’, IEEE Transactions on Very Large Scale
The generation of significant power droop (PD) during at-speed test performed by Logic BIST is a serious concern for modern ICs. In fact, the PD originated during test may delay signal transitions of the circuit under test (CUT): an effect that may be erroneously recognized as delay faults, with consequent erroneous generation of test fails, and increase in yield loss. In this paper, we propose...
متن کامل